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DATAC BUS MONITOR 
A s i g n i f i c a n t  problem f o r  t h e  Bus Monitor Unit  is t o  i d e n t i f y  the 
source oi a giveii t ia i i smiss ivn .  T h i s  problem aiises from t h e  f acc  t n a t  t h e  
l a b e l  which i d e n t i f i e s  the source of t he  t ransmission as i t  is put onto t h e  
bus is  in te rcepted  by the  DATAC terminal and removed from t h e  t ransmission.  
Thus, a given subsystem w i l l  see only d a t a  assoc ia ted  with a l a b e l  and 
never t h e  i d e n t i f y i n g  l a b e l  i t s e l f .  For normal bus subsystems, t h i s  pre- 
s e n t s  no problem as each subsystem a n t i c i p a t e s  using only c e r t a i n  pieces 
of information and is capable of dealing with those pieces of information 
w i t h i n  the  time frame between datum updates. The Bus Monitor, however, must 
no t  only rece ive  a l l  information tha t  is present  on the  bus, but i d e n t i f y  
t h e  source of t he  t ransmission so as t o  be a b l e  t o  provide some t y p e  of 
e r r o r  i d e n t i f i c a t i o n f l o c a t i o n  i n  t h e  event a problem with t h e  d a t a  
t ransmiss ion  occurs. 
To a l l e v i a t e  t h i s  problem, w e  take advantage of a design f e a t u r e  of 
t h e  DATAC terminal.  The te rmina ls  can be programmed t o  produce an 
i n t e r r u p t  vec tor  and an i n t e r r u p t  s t robe upon r e c e i p t  of a l a b e l .  
O r d i n a r i l y ,  t h i s  would be used t o  a l e r t  t he  subsystem connected t o  t h a t  bus 
te rmina l  t h a t  a c e r t a i n  block of data  has  been received and t o  begin pro- 
c e s s i n g  it .  Again, because of t h e  general  n a t u r e  of t he  Bus Monitor U n i t ,  
we need t o  process a l l  t he  information t h a t  appears on the  bus. When a 
second block of d a t a  a r r i v e s ,  we may not be done processing t h e  f i r s t  
block,  but we s t i l l  want t o  know that t h e  second block has a r r ived .  Our 
s o l u t i o n  is t o  allow t h e  DATAC terminal t o  produce the i n t e r r u p t  s i g n a l ,  
a long with some a r b i t r a r y  i n t e r r u p t  vector  t h a t  we s h a l l  simply consider  t o  
be an i d e n t i f y i n g  t ag ,  r a t h e r  than the address  of a s e r v i c e  rout ine .  A s  a 
t ransmiss ion  is received,  t h e  t ransmission l a b e l  is recognized by t h e  ter- 
minal ,  produces the  i n t e r r u p t  s t r o b e  and a t  t h e  same t i m e  p laces  t h e  
a p p r o p r i a t e  i n t e r r u p t  v e c t o r l t a g  on the  address  l i n e s .  
cap tured  i n  a 16-bit r e g i s t e r  which is mapped i n t o  the  I f 0  space of t h e  Bus 
Monitor 's  28000 CPU. The 28000 can  then i n t e r r o g a t e  t h i s  r e g i s t e r  as 
needed t o  determine the  source of the l a t e s t  transmission. The i n t e r r u p t  
s t r o b e  i s  d i r e c t e d  t o  a t ransmission g a t e  c o n t r o l l e d  by the  28000 whose 
output  is i n  tu rn  connected t o  t h e  gate  c o n t r o l l e d  by t h e  28000 whose out- 
put is i n  t u r n  connected t o  t h e  NMIfVIx l i n e s  t h e  CPU. A d d i t i o n a l l y ,  t he  
DMAREQ* s i g n a l  from t h e  Subsystem I n t e r f a c e  of t he  DATAC te rmina l  i s  now 
ORed wi th  a c o n t r o l  s i g n a l  from t h e  28000 t h a t  allows t h e  Bus Monitor t o  
i n h i b i t  a DMA operation. 
pending processing t a s k s  before  being i n t e r r u p t e d  by a new block of data .  
By g a t i n g  o f f  t h e  NMI/VIx assoc ia ted  with t h e  new transmission,  we now have 
t h e  opt ion  of being immediately a l e r t e d  t o  t h e  a r r i v a l  of new d a t a  o r  
*DMA R e q u e s t .  
The v e c t o r l t a g  is 
This  permits t h e  Bus Monitor t o  complete any 
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ignoring a given t ransmission u n t i l  we have completed process ing  t h e  last 
d a t a  received. This  f e a t u r e  would prove u s e f u l  when monitoring the com- 
munication schedule of t he  DATAC bus. I n  t h i s  mode, we are not concerned 
so  much with the d a t a  t h a t  appears  on the  bus, but r a t h e r  simply t h a t  each 
u n i t  is communicating i n  t h e  proper time frame. 
With these  modi f ica t ions ,  the  Bus Monitor processor  may now i d e n t i f y  
the  source of the  d a t a  i t  r ece ives ,  as w e l l  as c o n t r o l  i t s  r ecep t ion  of 
t h a t  data. These c a p a b i l i t i e s  become inc reas ing ly  important  as the  Bus 
Monitor is required t o  perform more and more complex d a t a  reduct ion  tasks. 
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Bus Monitor Memory Map 
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